|
|||||||||||||||
FreeRTOS Support ArchiveThe FreeRTOS support forum is used to obtain active support directly from Real Time Engineers Ltd. In return for using our top quality software and services for free, we request you play fair and do your bit to help others too! Sign up to receive notifications of new support topics then help where you can.
Loading
EP93xx FREE-RTOS and VIC interruptsPosted by tom messum on October 1, 2010 Anybody know of a freeRTOS implementation for the Cirrus EP93xx chip? I am trying to keep the basic set of interrupt functions used in the original ARM port used for other devices. This requires a direct vectored jump to a program memory location held in the VIC address register when an IRQ arives. In many ARMs this is simply done by including a "ldr pc,[PC,#-0xFF0]" in the IRQ entry of the vector interrupt table (at RAM zero). But for some reason the EP93xx doesn't seem to implement this, at least it doesn't work here :-( Is there a way around it? (without modifying the RTOS code) i.e. how can I implement a jump to the contents of the VIC1 vector register (at 0x800B0030) without using any other CPU registers, or saving anything on the stack? RE: EP93xx FREE-RTOS and VIC interruptsPosted by Dave on October 1, 2010 Sorry, never heard of an EP93xx. Could just just jump to a common interrupt entry point that inspects the necessary VIC registers to see where to jump to next?
Copyright (C) Amazon Web Services, Inc. or its affiliates. All rights reserved.
|
|||||||||||||||
NXP tweet showing LPC5500 (ARMv8-M Cortex-M33) running FreeRTOS.
Meet Richard Barry and learn about running FreeRTOS on RISC-V at FOSDEM 2019
Version 10.1.1 of the FreeRTOS kernel is available for immediate download. MIT licensed.
View a recording of the "OTA Update Security and Reliability" webinar, presented by TI and AWS.
FreeRTOS and other embedded software careers at AWS.
