Quality RTOS & Embedded Software

 Real time embedded FreeRTOS RSS feed 
Quick Start Supported MCUs PDF Books Trace Tools Ecosystem


Loading

uxCriticalNesting

Posted by Nobody/Anonymous on November 18, 2005
In the HCS12 port there is a variable named uxCriticalNesting. I do not quite understand why this is necessary, and i did not find it in the AVR port. I would like to hear the reason for why is it necessary.

RE: uxCriticalNesting

Posted by Richard on November 18, 2005
A task can, if it wishes (and care is taken) yield while it is within a critical section. Therefore each task needs to maintain its own critical nesting state. If a task yields from within a critical section interrupts must again be disabled when the task starts to run again.

The simplest way of implementing a critical section is to push the register that contains the interrupt mask flags onto the stack - then disable interrupts. The interrupt enable flags are then set back to their original state by simply popping the register from the stack again.

However, not all compilers allow you to modify the stack. If the compiler uses stack pointer relative addressing (and does not use a separate frame pointer) then changing the stack value will crash the program. In this case another method is required. A simple method is for each task to maintain a count of the critical nesting depth. When a critical section is entered, interrupts are disable and uxCriticalNesting is incremented. When a critical section is exited uxCriticalNesting is decremented, and if then it is zero the nesting has unwound and interrupts enabled. The critical nesting counter is saved as part of the task context.

The AVR port uses the stack method. The HCS12 port uses the uxCriticalNesting method.

Regards.


[ Back to the top ]    [ About FreeRTOS ]    [ Privacy ]    [ Sitemap ]    [ ]


Copyright (C) Amazon Web Services, Inc. or its affiliates. All rights reserved.

Latest News

NXP tweet showing LPC5500 (ARMv8-M Cortex-M33) running FreeRTOS.

Meet Richard Barry and learn about running FreeRTOS on RISC-V at FOSDEM 2019

Version 10.1.1 of the FreeRTOS kernel is available for immediate download. MIT licensed.

View a recording of the "OTA Update Security and Reliability" webinar, presented by TI and AWS.


Careers

FreeRTOS and other embedded software careers at AWS.



FreeRTOS Partners

ARM Connected RTOS partner for all ARM microcontroller cores

Espressif ESP32

IAR Partner

Microchip Premier RTOS Partner

RTOS partner of NXP for all NXP ARM microcontrollers

Renesas

STMicro RTOS partner supporting ARM7, ARM Cortex-M3, ARM Cortex-M4 and ARM Cortex-M0

Texas Instruments MCU Developer Network RTOS partner for ARM and MSP430 microcontrollers

OpenRTOS and SafeRTOS

Xilinx Microblaze and Zynq partner