Quality RTOS & Embedded Software

 Real time embedded FreeRTOS RSS feed 
Quick Start Supported MCUs PDF Books Trace Tools Ecosystem


Loading

ISR priority and tick interrupt??

Posted by Nobody/Anonymous on January 8, 2007

I am using STR91x port of FreeRTOS. And have following queries regarding FreeRTOS:

1. The OS tick is a watchdog interrupt with priority 10. Why it is not given highest priority i.e 0?

2. If I am having an ISR with priority greater than the Tick interrupt priority, will the tick interrupt will execute in between of the ISR? How can I ensure that my ISR executes uninterrupted? Also if my ISR is of less priority than tick interrupt, how can I ensure that my ISR executes uninterruted after it gets started?

RE: ISR priority and tick interrupt??

Posted by Nobody/Anonymous on January 8, 2007
By default and in the examples the interrupts in FreeRTOS are not themselves interruptible. Nesting cannot occur. The hardware priority of the interrupt only then has an effect when deciding which interrupt to run first when more than one are asserted at the same time.

You can of coarse enable interrupts from an interrupt if you want to but need to do some twiddles in FreeRTOS (?) to make sure it is handled properly. The best way is to handle the data from an interrupt in a task where interrupts can remain enabled. You can then priorities your tasks with great flexibility. If your interrupt handling tasks are higher priority than other normal tasks then the processing still occurs immediately as the high priority task will run as soon as the interrupt completes.

See my answer just given to https://sourceforge.net/forum/message.php?msg_id=4091199

RE: ISR priority and tick interrupt??

Posted by Nobody/Anonymous on January 9, 2007
Thanks for ur answer.

But if interrupts are not interrutible then what will happen if the tick interrupt occurs while some other ISR is running? will tick interrupt be delayed?

RE: ISR priority and tick interrupt??

Posted by Nobody/Anonymous on January 9, 2007
This depends on the hardware you are using but generally the tick will be held pending momentarily while your very short other interrupt is being processed. Some microseconds.


[ Back to the top ]    [ About FreeRTOS ]    [ Privacy ]    [ Sitemap ]    [ ]


Copyright (C) Amazon Web Services, Inc. or its affiliates. All rights reserved.

Latest News

NXP tweet showing LPC5500 (ARMv8-M Cortex-M33) running FreeRTOS.

Meet Richard Barry and learn about running FreeRTOS on RISC-V at FOSDEM 2019

Version 10.1.1 of the FreeRTOS kernel is available for immediate download. MIT licensed.

View a recording of the "OTA Update Security and Reliability" webinar, presented by TI and AWS.


Careers

FreeRTOS and other embedded software careers at AWS.



FreeRTOS Partners

ARM Connected RTOS partner for all ARM microcontroller cores

Espressif ESP32

IAR Partner

Microchip Premier RTOS Partner

RTOS partner of NXP for all NXP ARM microcontrollers

Renesas

STMicro RTOS partner supporting ARM7, ARM Cortex-M3, ARM Cortex-M4 and ARM Cortex-M0

Texas Instruments MCU Developer Network RTOS partner for ARM and MSP430 microcontrollers

OpenRTOS and SafeRTOS

Xilinx Microblaze and Zynq partner