Quality RTOS & Embedded Software

 Real time embedded FreeRTOS RSS feed 
Quick Start Supported MCUs PDF Books Trace Tools Ecosystem


Loading

Enter critical section from ISR for Cortex-A9

Posted by wonger on August 18, 2016

I'm using FreeRTOS on a Zynq 7000. The ARM_CA9 port.c has vPortEnterCritical() function which states this is not the interrupt safe version of the enter critical function and it asserts if called from an interrupt. But I do not see an ISR safe version of this. I have a critical section I want to enter, from a task and from an ISR. How would I do this? The complete function is below for reference.

Thank you for any help.

void vPortEnterCritical( void )
{
    /* Mask interrupts up to the max syscall interrupt priority. */
	ulPortSetInterruptMask();

    /* Now interrupts are disabled ulCriticalNesting can be accessed
	directly.  Increment ulCriticalNesting to keep a count of how many times
    portENTER_CRITICAL() has been called. */
	ulCriticalNesting++;

    /* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
    the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
    if( ulCriticalNesting == 1 )
	{
    	configASSERT( ulPortInterruptNesting == 0 );
	}
}

Enter critical section from ISR for Cortex-A9

Posted by wonger on August 18, 2016

Upon further research, I think calling vPortEnterCritical() from the task is enough. It ensures the ISR won't run when the task is in the critical section. When the ISR is running, the task is not running and can not run until the ISR is done.

I was just a couple more google searches from unveiling this new information. Sorry for the post, but would appreciate confirmation of this finding though. Thanks.


Enter critical section from ISR for Cortex-A9

Posted by rtel on August 18, 2016

That is correct.

For future reference http://www.freertos.org/taskENTERCRITICALFROMISRtaskEXITCRITICALFROM_ISR.html


[ Back to the top ]    [ About FreeRTOS ]    [ Privacy ]    [ Sitemap ]    [ ]


Copyright (C) Amazon Web Services, Inc. or its affiliates. All rights reserved.

Latest News

NXP tweet showing LPC5500 (ARMv8-M Cortex-M33) running FreeRTOS.

Meet Richard Barry and learn about running FreeRTOS on RISC-V at FOSDEM 2019

Version 10.1.1 of the FreeRTOS kernel is available for immediate download. MIT licensed.

View a recording of the "OTA Update Security and Reliability" webinar, presented by TI and AWS.


Careers

FreeRTOS and other embedded software careers at AWS.



FreeRTOS Partners

ARM Connected RTOS partner for all ARM microcontroller cores

Espressif ESP32

IAR Partner

Microchip Premier RTOS Partner

RTOS partner of NXP for all NXP ARM microcontrollers

Renesas

STMicro RTOS partner supporting ARM7, ARM Cortex-M3, ARM Cortex-M4 and ARM Cortex-M0

Texas Instruments MCU Developer Network RTOS partner for ARM and MSP430 microcontrollers

OpenRTOS and SafeRTOS

Xilinx Microblaze and Zynq partner